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ABSTRACT  
The high performance air stable organic semiconductor small molecule dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene 
(DNTT) was chosen as active layer for field effect transistors built to realize flexible amplifier circuits. Initial device on 
rigid Si/SiO2 substrate showed appreciable performance with hysteresis-free characteristics.  A number of approaches 
were applied to simplify the process, improve device performance and decrease the operating voltage: they include an 
oxide interfacial layer to decrease contact resistance; a polymer passivation layer to optimize semiconductor/dielectric 
interface and an anodized high-k oxide as dielectric layer for low voltage operation. The devices fabricated on plastic 
substrate yielded excellent electrical characteristics, showing mobility of 1.6 cm
2
/Vs, lack of hysteresis, operation below 
5 V and on/off current ratio above 10
5
.  An OFET model based on variable ranging hopping theory was used to extract 
the relevant parameters from the transfer and output characteristics, which enabled us to simulate our devices achieving 
reasonable agreement with the measurements 
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1. INTRODUCTION  
Enormous research efforts over the last decade on organic semiconductors have led to impressive achievements in 
various devices which apply them as active materials. This has mainly been driven by coordinated developments in 
chemical and device engineering.  Organic light emitting diodes (OLED) are already in the market. Organic 
photovoltaics (OPV) and organic field effect transistors (OFET) are starting to emerge as commercial products. It can be 
envisaged that low cost, flexible and large area devices made with these materials
[1-3]
 will soon enable new electronic 
applications. 
Enabling the switching function, the field effect transistor (FET) is the single most important component in electronic 
circuits. OFETs have already shown better performances than that of the amorphous silicon, with the prospective to 
replace thin film transistors in active matrix displays.  Several different types of circuits using OFETs have been 
proposed; among them were high gain inverters and MHz operation ring oscillators
[4]
. One of the major issues in the 
application of organic semiconductors is their operational stability, limiting their performance under ambient condition. 
A major breakthrough was achieved with the invention of dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene (DNTT)
[5,6]
 
(chemical structure is shown in Figure 1), which showed not only high performance, but also excellent air stability. 
Another issue is the operational voltage of OFETs. Oxygen plasma of Al gate together with self-assembled monolayer 
(SAM)
[7]
 treatment of the surface yielded dielectric with very high capacitance, which allowed DNTT based OFETs 
operate at low voltage. However, simplification of the fabrication processes is necessary for large scale production of 
these devices.  
In this paper, we report our approach to realize high performance, low voltage DNTT-based OFETs with special focus 
on process simplification. In this regard, we replaced oxygen plasma for the growth of Al2O3 with anodization, and SAM 
treatment with a polymer layer. We also applied oxide interfacial layer to reduce the contact resistance between the 
active layer and the electrode. These processes were carried out on plastic substrate, resulting in flexible OFETs 
operating below 5 V, current on/off ratio above 10
5
 and mobility of 1.6 cm
2
/Vs.  The hysteresis-free characteristics of 
these devices allowed us to further exploit their applicability in amplifier circuits. We present device modeling for the 
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extraction of relevant parameters. Simulated transfer and output characteristics obtained in the commercial CAD 
environment Virtuoso
®
 were compared to experimental data obtaining good modeling accuracy. This allowed us to 
design an amplifier circuit using our OFET devices and passive components such as resistors and capacitors, a work 
which is still in progress.    
2. OFET DEVICE ENGINEERING 
 
2.1 Silicon gate-based OFETs  
Our initial OFET, which served as the reference device, was fabricated on a Si substrate. Here below we describe the 
details of the fabrication process and the measured device performance.  
 
2.1.1 Fabrication process 
Highly n-doped silicon substrate with thermally grown SiO2 (200 nm) was used as gate and dielectric in a bottom gate, 
top contact structure, as is shown in Figure 1. Surface treatment of the SiO2 was carried out using poly(1-vinyl-1,2,4-) 
triazole (PVT) (see Figure 1 for chemical structure) from a solution in water (3mg/mL)
[8]
. PVT was deposited by spin-
coating and then dried in vacuum at 80°C for two hours forming about 15 nm of passivation layer. 30 nm of DNTT p-
type semiconducting layer was evaporated thermally at slow rate 0.1 Å/s under vacuum. We used gold as source/drain 
contact material. Gold was evaporated thermally through shadow mask to create a device with a channel length (L) of 
100 µm and a channel width (W) of 1mm. 
 
 
 
 
 
 
 
 
 
                                        Figure 1. OFET architecture on Silicon substrate and molecular structure of PVT and DNTT. 
 
2.1.2 Results and discussions 
The electrical characteristics of a typical device are presented in Figure 2 a) and b). The transfer curve in saturation 
regime (VDS = - 30 V) showed no hysteresis, thanks to the effective passivation of the oxide surface by PVT, which 
minimized interfacial trap densities. The steep subthreshold slope of around 0.2 V/decade, even with low total gate 
capacitance (14.7 nF/cm
2
), was also demonstrating the excellent dielectric/active layer interface. The on/off current ratio 
is higher than 10
6
 and a low threshold voltage of around -3 V was obtained. The maximum saturation mobility µsat 
derived from gate voltage dependant mobility measurements is around 0.4 cm
2
/Vs. Well defined linear and saturation 
behaviours are evident from the output curves. Despite of these excellent device performances, further improvements 
can be envisaged. The mobility of the device can be improved enhancing the charge injection from the source contact to 
the semiconductor layer, as well as by better charge transport at the interface between the dielectric and active layer.  
Operating voltages can be significantly decreased by applying high k dielectrics. With these strategies in mind, we 
developed low voltage, high performance OFET devices on plastic substrate, which will be described in the next section.   
 
 
 
   PVT 
DNTT 
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                Figure 2. a)Transfer characteristics of reference OFET in saturation regime; b) corresponding output characteristics. 
 
2.2 OFETs on plastic substrates 
In each optimization step, the device on Si substrate served as reference. Firstly, an oxide interfacial layer was included 
in order to decrease the contact resistance between the charge injecting/extracting electrodes and the active 
semiconductor layer. Secondly, Polystyrene replaced PVT as the passivation layer on the gate insulator, due to its lower 
dielectric constant and the consequent reduction of interfacial dipoles which is detrimental to charge transport. 
Anodization of Al was chosen as simple step to grow high-k dielectric and obtain an high gate capacitance, which leads 
to low operating voltages.  All processing was carried out on a plastic substrate, as will be described in detail below.   
 
2.2.1 Fabrication process 
Standard PEN foil (thickness of 50µm) was selected as substrate. Polydimethylsiloxane (PDMS) thick films were used 
to facilitate the process (as support for evaporation and spin-coating). We applied surface annealing of PEN to smoothen 
its surface. 100 nm thick aluminum gate was evaporated under vacuum with an e-Beam evaporator. Aluminum oxide 
was formed by anodization using electrochemistry. A constant current was applied between the Al gate and platinum 
counter electrode in citric acid solution. Oxide thickness was controlled by increasing the voltage. The oxide layer 
thickness was estimated to be 30 nm.  Polystyrene in a solution of chlorobenzene (3mg/mL) was chosen as surface 
treatment polymer to replace PVT, spin coated on the Al2O3 surface and dried in oven at 80 °C for two hours. 30 nm of 
DNTT was evaporated thermally at a slow rate under vacuum. A WO3 (10nm) /Au combination for the contact material 
was thermally evaporated through a specifically designed shadow mask with L = 50 µm and W = 500 µm. The final 
device structure is presented in Figure 3.  
 
 
Figure 3. Optimized OFETs architecture on PEN substrate 
           a) 
 
           b) 
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2.2.2 Results and discussions 
The transfer and output characteristics of a typical device on plastic foil operating below 5 V are shown in Figure 4 a) 
and b). The maximum value of the gate voltage dependent mobility reached 1.6 cm
2
/Vs. The on/off current ratio is 
higher than 10
5
. The devices did not show any hysteresis, which is a basic requirement for circuit design. 
                     a) 
 
                          b) 
 
Figure 4. a) Transfer characteristics of optimized OFET in saturation regime on plastic substrate; b) corresponding output 
characteristics 
 
The enhancement of device mobility from 0.4 cm
2
/Vs on Si substrate to 1.6 cm
2
/Vs on plastic substrates can be 
attributed mainly to two factors. One is the role of WO3 as the interfacial layer for efficient charge injection from the 
electrode to the active layer, which effectively reduces the contact resistance. Detailed discussions on the different oxide 
and metal combinations, energy level alignment and quantitative contact resistance analysis are going to be described in 
a separate publication. Another factor is the application of polystyrene (PS) as a passivation layer. Here the low 
dielectric constant of PS ( ~ 2-3) has weaker dipole at the interface comparing to PVT ( ~ 5-6), which is beneficial for 
charge transport
[9]
. Such an excellent performance allowed us to take next step towards amplifier circuit design.   
3. MODELING 
 
3.1 Transistor model 
Several models were developed for a p-channel OFET
[10,11]
. We based all our simulations on the model developed by D. 
Raiteri et al.
[12]
. It applies Variable Range Hopping 
[13]
 theory for organic semiconductors. Note that this model is using a 
bottom and a top gate. It has been demonstrated that the drain-source current (IDS) in an organic semiconductor can be 
expressed as follows: 
  (1) 
  (2) 
Where W is the channel width, L is the channel length, β is the current prefactor depending on all the electrical 
parameters characterizing the transport, including the insulator capacitance per unit area between the semiconductor and 
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the gate, and γ is the traps coefficient depending on the working temperature of the transistor and the characteristic 
temperature related to the disorder of the system. VOD,X is the overdrive voltage for the drain or the source, EP is the 
pinch-off field depending on the early voltage VP. R’sub is the bulk resistance directly linked to the off current, VSS is the 
sub-threshold slope, VFB is the flat-band voltage that accounts for the charge neutrality in the metal-insulator organic-
semiconductor structure. Finally η is the top-gate coupling to which we will give a value of 0, because our TFTs do not 
have a top-gate. 
3.2 Parameter extraction 
Simulation of OFET is necessary to predict the behavior of the final circuit structure
[14]
. To achieve this, an extraction of 
the parameters corresponding to our OFET device is needed. 
Equations (1) and (2) give us 7 parameters, collected in Table 1, to be extract from transfer and output characteristics of 
the OFET.  
The easiest parameter to obtain is the early voltage VP that can be extrapolated from the output curve, taking the slope 
for a low bias of VGS around the highest VDS. Then we normalized this value to the channel length and we obtained the 
equivalent pinch-off electric field EP. 
Two functions can be used to determine the other coefficients from the transfer curves: 
  (3) 
  (4) 
In saturation regime, we can write that: 
  (5) 
  (6) 
Approximating equation (5) with a straight line γ = mVGS + q , we can immediately derive: 
  (7) 
  (8) 
In a similar way, we can derive β from equation (6). The subthreshold voltage VSS can be extracted from the transfer 
curve in saturation regime evaluating the slope m’ in the subthreshold region as indicated in equation (9): 
  (9) 
Finally, equation (10) and (11) allow us to extract VFB and R’sub.  
  (10)  
  (11) 
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Equation (10) in our case can be rewritten as VFB = VT, because we don’t have top gate. All seven extracted parameters 
are compiled in Table 1, which will be used for simulation in the following section.  
                       Table 1. Model parameters extracted from our device characteristics 
 
 Symbol Extracted Value Tuned Value Unit 
Current prefactor β 3x10
-6
 1.1x10
-7
 [A/V
γ
] 
Traps coefficient γ 2 2.2 [K/K] 
Sub-threshold slope VSS 0.03 0.18 [V] 
Flat-band voltage VFB - 2.3 -2.3 [V] 
Bulk resistance R’sub 6x10
10
 6x10
11
 [Ω] 
Pinch-off field EP 1x10
5
 1x10
5
 [V/cm] 
Top-gate coupling η / / [µm/µm] 
 
 
4. SIMULATION 
We use CADENCE Virtuoso
®
 to run a simulation of our OFET characteristics. Then we compared them to our devices 
measurements. 
Using a classical scheme to test our device in simulation (IDS as function of VGS, Figure 5 a) and IDS as function of VDS 
figure 6 a)), we observed that the model fitted well with the parameters that we extracted. However, the fitting could be 
further improved. We studied the influence of each parameter on transfer and output curves to find the optimal values for 
all seven parameters. 
Figure 7 shows the way to proceed to tune the parameters to fit the best model with the experimental data.  
Table 1 gathered all the new optimized values for the model parameters. 
                     a) 
 
               b) 
 
Figure 5. a) device operation scheme; b) Fitting of the model to the experimental transfer curve using optimally tuned values 
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Figure 6. a) device operation scheme; b) Fitting of the model to the experiment output curves using optimally tuned values 
Figure 7. Optimization possibilities to get the best fitting between experimental and simulations 
We focus on the transfer curve to tune the parameter values, but we also observed some influences on the output curves: 
EP has a mild influence on the slope in saturation (remind that our OFETs are long); β changes the separation of the 
curves for different gate voltages, γ increases or decreases the maximum drain current; VSS helps to increase the 
maximum current; R’sub has no relevant influence. At last, when VFB decreases, IDS also decreases. 
This allowed us to design an amplifier circuit composed of our OFETs and passive components such as resistor and 
capacitor. Work is in progress towards manufacturing such an amplifier on plastic substrate.   
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5. CONCLUSION AND PERSPECTIVES 
 
In this work, we presented our approach to fabricate high performance OFET devices on plastic substrate, which are 
used to realize a flexible amplifier. Air-stable organic semiconductor small molecule DNTT acted as active layer. We 
first fabricated our device on rigid Si/SiO2 substrate as control device, then used a number of approaches to improve 
device performance on a plastic substrate. Our focus has been on simplifying fabrication process. Solution processing 
anodization was used to grow high k dielectric Al2O3 with controllable thickness. Simple spin coating of a polymer was 
applied to passivate the oxide surface. With low dielectric constant, polystyrene proved to yield the best performance. 
We also observed that application of an oxide interfacial layer (WO3) decrease the contact resistance between the 
electrode and the semiconductor layer. All these attempts resulted in a device fabricated on plastic substrate with 
excellent electrical characteristics showing mobility of 1.6 cm
2
/Vs, lack of hysteresis, and current on/off ratio above 10
5
, 
while operating below 5V.  An OFET model was used to extract the relevant parameters from transfer and output 
characteristics of our device, which enabled us to simulate the OFET and compare the results with experimental 
measurements, achieving good agreement. Based on these parameters, an amplifier circuit was designed consisting of 
our p-type OFET and passive components such as resistances and capacitors. Work is in progress to optimize these 
passive components and include them in the amplifier together with our newly developed OFET.  
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